

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/484,311	1	01/18/2000	James John Casto	1001-0087 9539		
22120	7590	04/07/2003				
ZAGORIN	O'BRIEI	N & GRAHAM	EXAMINER			
401 W 15TH SUITE 870				LEE, EUGENE		
AUSTIN, T	(78701			ART UNIT	PAPER NUMBER	
				2815		
					DATE MAILED: 04/07/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

		(Au					
	Application No.	Applicant(s)					
Office Action Summany	09/484,311	CASTO ET AL.					
. Office Action Summary	Examin r	Art Unit					
The MAN INC DATE of this communication ann	Eugene Lee	2815					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status							
1) Responsive to communication(s) filed on 30 Ja	anuary 2003 .						
2a)⊠ This action is FINAL . 2b)☐ This	s action is non-final.						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4) Claim(s) 2-12,15-25 and 27 is/are pending in the application.							
4a) Of the above claim(s) is/are withdraw	n from consideration.						
5) Claim(s) is/are allowed.							
6) Claim(s) <u>2-12,15-25 and 27</u> is/are rejected.							
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/or election requirement. Application Papers							
9) The specification is objected to by the Examiner.							
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.							
Applicant may not request that any objection to the							
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.							
If approved, corrected drawings are required in reply to this Office action.							
12) The oath or declaration is objected to by the Examiner.							
Priority under 35 U.S.C. §§ 119 and 120							
13) Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 119(a)-(d) or (f).					
a) All b) Some * c) None of:							
1. Certified copies of the priority documents	have been received.						
2. Certified copies of the priority documents have been received in Application No							
 3. Copies of the certified copies of the priori application from the International Bur * See the attached detailed Office action for a list of 	eau (PCT Rule 17.2(a)).						
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).							
a) The translation of the foreign language provisional application has been received.							
15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121. Attachment(s)							
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Informal F	(PTO-413) Paper No(s) Patent Application (PTO-152)					

Art Unit: 2815

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) do not apply to the examination of this application as the application being examined was not (1) filed on or after November 29, 2000, or (2) voluntarily published under 35 U.S.C. 122(b). Therefore, this application is examined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

2. Claims 2 thru 5, 10, 11, 17, 18, 22 and 23 are rejected under 35 U.S.C. 102(e) as being anticipated by MacPherson et al. '437 B1. MacPherson discloses (see, for example, Figure 1) fuses formed for an integrated circuit die in a semiconductor package. Fuse (programmable element) 1 is coupled to a signal line (power supply voltage node). A second fuse (second programmable element) 3 is coupled to a different signal line (second power supply voltage node). A middle fuse has two nodes (internal package node) that couple a second end of fuse 1 to a second end of fuse 3. A photoresist layer 21 covers the fuse.

Art Unit: 2815

- 3. Claims 2, 7 thru 9, 11, 12, 15 thru 18, 20 thru 23 and 27 are rejected under 35 U.S.C. 102(b) as being anticipated by Crafts et al. '968. Crafts discloses (see, for example, FIG. 3) a fuse array comprising fuse structures 10 wherein a first and second end is coupled to V_{DD}, external I/O terminals or resistors 40. Memory devices (such as PROMs) are conventionally placed in dies in semiconductor packages such as those found on a computer motherboard, etc. In FIG. 3, there are two fuses 10 that lie on a fourth row of the PROM fuse array. Each fuse is coupled to a different V_{DD} power supply. A second end of one of the fuses 10 is coupled to a second end of the other fuse 10 by way of a node (black dot, internal package node).
- 4. Claims 12 are rejected under 35 U.S.C. 102(b) as being anticipated by Hamdy et al. '829. Hamdy discloses (see, for example, FIGURE 5a) anti-fuses formed for a integrated circuit die in a semiconductor package. Anti-fuse (programmable element) 168d is coupled to a bit line (power supply voltage) 00. Anti-fuse (another programmable element) 168h is coupled between a second end of anti-fuse 168d and output (external package connection) 178.
- 5. Claim 21 is rejected under 35 U.S.C. 102(b) as being anticipated by Best '031. Best discloses (see, for example, FIG. 2) a circuit comprising a fuse (one-time programmable element) 255, V_{SS} (power supply voltage node), fuse (another one-time programmable element) 245, and external pad (external package connection) 260. A node (internal package node) lies adjacent to pad 265 in between pads 245, 255.

Art Unit: 2815

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over MacPherson et al. '437 B1. MacPherson discloses the claimed invention except for the programmable element being not covered by a protective layer. It would have been obvious to one of ordinary skill in the art at the time of invention was made to exclude the protective layer, since it has been held that omission of an element and its function in a combination where the remaining elements perform the same function as before involves only routine skill in the art. In re Karlson, 136 USPQ 184.
- 8. Claims 19 and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over MacPherson et al. '437 B1 as applied to claims 2 thru 5, 10 and 11, 17, 18, 22 and 23 above, and further in view of Hall '632 B1. MacPherson does not disclose the integrated circuit die including a processor wherein the processor is programmed (to perform various functions) by programmable elements. However, Hall discloses (see, for example, FIG. 3) a fuse array 202, 204, 206, a processor and clock source. Hall discloses that the fuse array specifies the operating characteristics of the processor (i.e. clock frequency). Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to use the fuses of Macpherson in order to specify the operating characteristics of a processor.

Art Unit: 2815

9. Claim 25 is rejected under 35 U.S.C. 103(a) as being unpatentable over MacPherson et al. '437 B1 as applied to claims 2 thru 5, 10 and 11, 17, 18, 22 and 23 above, and further in view of Barth, Jr. et al. '616. MacPherson does not disclose an error correction code (ECC). However, Barth, Jr. discloses (see, for example, column 12, lines 10-34) a semiconductor memory device wherein fuses are programmed to perform an error correction. Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to program the fuses of Macpherson and use them for error correction in order to remove the effects of bad bit lines in a memory device.

Response to Arguments

10. Applicant's arguments with respect to claims 2-12, 15-25, and 27 have been considered but are most in view of the new ground(s) of rejection.

Regarding applicant's argument that Macpherson makes a distinction between a device and a package, this is not found persuasive due to the fact that Macpherson states (see, for example, column 1, lines 46 until column 2, line 32) that integrated circuit devices such as PALs. FPGAs, and PLDs are programmed **as packaged units** or after installation onto a circuit board. Therefore, whether a package is distinct or not from a semiconductor, the point is not persuasive based on the fact that Macpherson discloses an integrated circuit wherein the integrated circuit is part of a package.

Regarding applicant's argument that Crafts does not teach a package, this is not found persuasive due to the fact that Crafts clearly teaches (see abstract) a PROM device that includes a fuse array formed within a substrate. Having a PROM device within a substrate clearly

constitutes a package. See page 6, lines 2-3 of applicant's specification wherein applicant states that a package is any integrated circuit carrier. Therefore, since the substrate is an integrated circuit carrier (the PROM is the integrated circuit), Crafts clearly discloses a package wherein the package comprises a PROM (integrated circuit), fuse array and substrate.

Regarding the Hamdy reference, Hamdy clearly states (see, for, example, column 3. lines 44-50) that the anti-fuses are disposed in an integrated circuit and that the integrated circuit is then packaged. Also, see column 1, lines 20-33, wherein Hamdy states that programmable links (fuses) are parts of integrated devices which are subsequently packaged. Regarding applicant's argument that the antifuse is coupled either to ground or floating, it is also known that the antifuse may be a short. Fuses alternatively become opens or shorts based on the electrical properties in a electrical device. See column 13, lines 17-20, wherein Hamdy discloses the fuse as a short circuit. In any case, Hamdy shows the element 168h physically coupled between the second end and an external package connection.

Regarding the Best reference, see, for example, column 2, lines 6-18 wherein Best clearly discloses a packaged device.

But despite all these arguments regarding whether the references show a fuse inside a package, it is noted that a preamble (i.e. "A package for mounting at least one integrated circuit die, the package") is denied the effect of a limitation where the claim is drawn to a structure and the portion of the claim following the preamble is a self-contained description of the structure not depending for completeness upon the introductory clause. Kropa v. Robie, 88 USPQ 478 (CCPA 1951).

Art Unit: 2815

Regarding arguments pertaining to claims 19, 24, and 25, the functional limitations "specify an operating voltage of at least a portion of the processor", "specify a control value relating to clock frequency at which the processor operates", and "specifies the use of an ECC" do not **structurally** differentiate the applicant's claims from the prior art. Therefore, such limitations do not make the claimed invention patentably distinct from the cited prior art.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

INFORMATION ON HOW TO CONTACT THE USPTO

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eugene Lee whose telephone number is 703-305-5695. The examiner can normally be reached on M-F 8-5.

Art Unit: 2815

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C. Lee can be reached on 703-308-1690. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7722 for regular communications and 703-308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

Eugene Lee April 3, 2003

> EDDIE LEE SUPERVIBORY PATENT EXAMINER TECHNOLOGY CENTER 2800

Page 8